This defines the set of integer and processor state registers that must be saved during an interrupt. This set does not include any which are in Context_Control.
This field is a hint that a port will have a number of integer registers that need to be saved when an interrupt occurs or when a context switch occurs at the end of an ISR.
The documentation for this struct was generated from the following file:
