PowerPC exceptions and critical interrupts

[Thomas.Doerfler at embedded-brains.de (Thomas Dörfler)]

Till,

Till Straumann schrieb:
> Sebastian Huber wrote:
>>
>>     /* ME happens here -> exception and ISR frame pointer have later 
>> equal values and the ME exception frame will moved and overwritten */
> Sure - but that requires an ME to happen during this section of code. If 
> exception handling
> is correct (recoverable) machine-checks should not happen here. Also, 
> currently
> there are no asynchronous machine-checks.

This assumption is no always valid. On various systems you may get a ME 
at unexpected locations, e.g. when the system bus/RAM/Cache has 
experienced a parity or ECC error during an opcode fetch. This is a rare 
situation, but should be manageable anyway.

wkr,

Thomas.

-- 
--------------------------------------------
embedded brains GmbH
Thomas Doerfler           Obere Lagerstr. 30
D-82178 Puchheim          Germany
Tel. : +49-89-18 90 80 79-2
Fax  : +49-89-18 90 80 79-9
email: Thomas.Doerfler at embedded-brains.de
PGP public key available on request

Diese Nachricht ist keine gesch?ftliche Mitteilung im Sinne des EHUG.