[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: A20 delay
- Date: Thu, 16 Dec 1999 10:43:17 -0500 (EST)
- From: Quality Quorum <qqi@world.std.com>
- Subject: Re: A20 delay
On Thu, 16 Dec 1999, VALETTE Eric wrote:
> Aleksey> say 10us vs 1us will cause 8259 programming errors - it may be a sign that
> Aleksey> this 8259 delay sensitivity is worth looking at. I am wondering is
> Aleksey> it reproduceable across other systems ? What chipset are you using it
> Aleksey> with ?
>
> It is a classical 82439 HX (also known as triton 2) on an ASUS motherboard
> featuring a Pentium 166 Mhz.
It seems this issue is worth to be examined then - something is quite
shaky. Did you try reducing delay counter to say 0xa0 ? If this will
affect behavior than something is shaky indeed. If it won't affect
behavior, than it means that output to non-existing port has some positive
side effect beyond being one line kludge for the delay.
>
> -- eric
>
Thanks,
Aleksey